SKU/Artículo: AMZ-3319139053
A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness Proof (Theoretical Computer Science and General Issues)
Format:
Paperback
Detalles del producto
Disponibilidad:
En stock
En stock
Peso con empaque:
0.51 kg
0.51 kg
Devolución:
Sí
Sí
Condición
Nuevo
Nuevo
Producto de:
Amazon
Amazon
Viaja desde
USA
USA
Sobre este producto
- This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work.
AR$279.386
60% OFF
AR$111.755
IMPORT EASILY
By purchasing this product you can deduct VAT with your RUT number
AR$279.386
60% OFF
AR$111.755
10% OFF con cupon ANIVERSARIO10
Pagá fácil y rápido con Mercado Pago o MODO
Llega en 8 a 12 días hábiles
con envío
Tienes garantía de entrega
Este producto viaja
de USA ![]()
a tus manos en
![]()
a tus manos en
Compra protegida
Disfruta de una experiencia de compra segura y confiable
Tarjetas de Crédito y Débito
Visa
Mastercard
American Express
Pagos a través de PayPal
Compra procesada en dólares con dinero en cuenta o tarjetas internacionales.
Paypal
Pagos a través de MODO
Compra procesada en pesos desde la App de tu banco.
PayPal
