Iterative Decoding in Analog VLSI: Dynamics and Circuits
Format:
Paperback
En stock
0.38 kg
Sí
Nuevo
Amazon
USA
- This book explores theoretical and practical aspects of iterative decoding algorithms when they are implemented on analog continuous-time platforms. Analog continuous-time iterative decoding was proposed a few years ago to improve the power/speed ratio of decoder chips that decode capacity achieving codes. It was commonly believed that replacing discrete-time processing modules with analog circuits would not change the dynamics of the iterative decoder. On the contrary, it is shown that not only does continuous-time iterative decoding have different dynamics, but also its error correcting performance can surpass that of conventional iterative decoders. Furthermore, novel processing modules for implementing affordable high-speed strongly inverted CMOS analog min-sum iterative decoders are presented. This is favorable because previously reported analog decoders were either BiCMOS or weakly inverted CMOS designs. The former could be fast but is rather expensive and the latter would be low-power but it is not fast enough for many applications.
IMPORT EASILY
By purchasing this product you can deduct VAT with your RUT number